C/C++ Ruby Python ASIC Debugging

ASIC design Perl Python Verilog EDA

SystemVerilog Verilog RTL Design Synopsys Cadence

Python Perl TCL debugging

Synopsys Design Compiler Verplex LEC ASIC design

coding ASIC Tcl Python

ASIC SoC design Python TCL Perl

ASIC Perl bash awk Tcl

CDC ASIC AXI AHB APB

Ethernet MPLS ASIC Test Execution Test Planning

SoC CI/CD ASIC Design Python Linux

Formality CDC Design Strong analytical System Verilog

ASIC CAD tools Developing Verilog RTL Functional Behavioral Models

Embedded ASPICE / ASIL

Perl Python SystemVerilog UVM ASIC design