ASIC CAD tools Developing Verilog RTL Functional Behavioral Models

C++ SystemVerilog RTL Python SoCs

CDC ASIC AXI AHB APB

LPDDR DDR IPs. RTL FW circuit

FPGA RTL AMD Xilinx Altera Quartus

SystemVerilog Verilog RTL Design Synopsys Cadence

ASIC design Perl Python Verilog EDA

C++ OOP System Verilog UVM OVM

React JavaScript TypeScript Jest RTL

C/c++ Python Verification Techniques Rtl Design

Unix Linux Verilog Rtl Tcl Perl

Verilog Vhdl Rtl Coding Coresight Debug Access Ports (daps)

Confluence Jira Technical Services Ip Configuration Ip Simulation

Verilog Hdl Perl Python Arm System Architectures Pcie

C C++ Tcl Perl Python embedded operating systems