C/C++ SV UVM Perl Ruby

SOC Verification Verilog UVM SV

FPGA design Xilinx/Altera RTL synthesis Verilog VHDL

Singleview SQL RELGEN Shell Scripting

VMware ESXi vCenter NSX troubleshooting Working knowledge on Horizon V...

Closure Debugging Design Ethernet Functional Verification

Analytical Skills VMware\Windows HA/DRS P2V VMware ESX/ESXI