ASIC Verilog System Verilog UVM Perl

C C++ System Verilog Xcelium UVM

FPGA design Xilinx/Altera RTL synthesis Verilog VHDL

ASIC Computer Simulations GLS HVL SoC

Circuit Design DO-254 RTL Design VHDL Verilog

Analog Circuit Design Physical design STA Tcl Spectre

ASIC IP Verification UVM Development AHB/AXI PERL Python

Facebook is the End Client UVM... driver monitor scoreboard agent development System Veri...