Perl Python SystemVerilog UVM ASIC design

ASIC Verilog System Verilog UVM Perl

C C++ System Verilog Xcelium UVM

FPGA design Xilinx/Altera RTL synthesis Verilog VHDL

Application-Specific Integrate... DDR3 SDRAM Functional Verification Perl Python (Programming Language)

C++ Debugging Digital Designs Functional Verification Perl

AMBA AHB AXI Design Ethernet Functional Verification

Application-Specific Integrate... Computer Simulations System on a Chip (SoC) SystemVerilog Unified Power Format (UPF)

ASIC Computer Simulations GLS HVL SoC

ASIC IP Verification UVM Development AHB/AXI PERL Python

Facebook is the End Client UVM... driver monitor scoreboard agent development System Veri...