Circuit Design DO-254 RTL Design VHDL Verilog

5G Containerization Field-Programmable Gate Arrays... Kubernetes OpenShift

C/C++ shell script embedded Linux Linux Kernel U-Boot

VHDL Verilog Microcontrollers BASH Perl

BASH Perl Python Windows Power Shell Linux

FPGA design Xilinx/Altera RTL synthesis Verilog VHDL

Verilog VHDL MATLAB SIMULINK Linux

VHDL Verilog Test bench design Design verification PCB layout

FPGA Python VHDL GIT

Xilinx VHDL Adobe Creative Suite Firmware FPGA

C/C++ MATLAB VHDL

HardwareDesignDeveloper Verilog SystemVerilog VHDL Scripting

SPI Python VHDL Linux Matlab

Matlab Simulink FPGA Microprocessor Microcontroller

VHDL Verilog Cadence OrCad Xilinx Vivado Altera