FPGA Python VHDL GIT

VHDL Verilog Test bench design Design verification PCB layout

Verilog VHDL MATLAB SIMULINK Linux

FPGA design Xilinx/Altera RTL synthesis Verilog VHDL

BASH Perl Python Windows Power Shell Linux

VHDL Verilog Microcontrollers BASH Perl

C/C++ shell script embedded Linux Linux Kernel U-Boot

5G Containerization Field-Programmable Gate Arrays... Kubernetes OpenShift

Circuit Design DO-254 RTL Design VHDL Verilog