Xilinx Verilog FPGA AMD64 SystemVerilog

C++ Python Syntax Verilog Parsing

Python PyTorch OpenCV SciPy C++

C/C++ shell script embedded Linux Linux Kernel U-Boot

5G Containerization Field-Programmable Gate Arrays... Kubernetes OpenShift

ASIC Computer Simulations GLS HVL SoC

Circuit Design DO-254 RTL Design VHDL Verilog

C++ DDR SDRAM Firmware Logic Design Python

Analog Circuit Design Physical design STA Tcl Spectre

ASIC IP Verification UVM Development AHB/AXI PERL Python

Facebook is the End Client UVM... driver monitor scoreboard agent development System Veri...