Filter

Showing 1 - 2 of 2 results
Logo

Memory layout

 ACL Digital
  • 3+ years of experience
  • Flexible Position
  • 1 opening
CMOS Design Rule Checking (DRC) Digital Circuit Design English Layout Versus Schematic (LVS)
Bengaluru, Karnataka, India
07-Oct-2024
07-Oct-2024
Logo

Senior Design Engineer

 Hays
  • 5+ years of experience
  • Flexible Position
  • 1 opening
Perl Tcl Python Circuit Simulation Sram/memory Designs
Bengaluru, Karnataka, India
24-Oct-2024
24-Oct-2024