Xilinx Verilog FPGA AMD64 SystemVerilog

RESTful APIs UI/UX define design Objective-C and Swift UI.

Pro-E Solid Works AutoCAD ANSYS BBP

C++ Python Syntax Verilog Parsing

Python Electronics Hardware Design Hardware Testing C LabView

Java Programming JSP Spring Design Patterns Apache Tomcat

Develop Design troubleshooting ETL Development

DOE GD& T Siemens NX 3D CAD JMP

MECHANICAL DESIGN AUTOCAD DFM SOLID MODELING Technical Writing

Solidworks 3D Modeling CAD FEA Attention to Detail

Avaya Products Network Design SAP Five9

Python PyTorch OpenCV SciPy C++

Python 3GPP RF Test RF circuit design LTE

Allegro Flex Layout Design PCB Design CAD

LAN Network Troubleshooting Network Hardware Configuration Network Performance Tuning Network Design and Implementat...