VERIFICATION ENGINEER HDL HVL VERILOG SYSTEM VERILOG

Formality CDC Design Strong analytical System Verilog

Verilog system Verilog UVM VMM

Autosar Embedded Software Embedded Testing Perl python

ASIC Verilog System Verilog UVM Perl

C C++ System Verilog Xcelium UVM

Analog Circuit Design Physical design STA Tcl Spectre

ASIC IP Verification UVM Development AHB/AXI PERL Python

Facebook is the End Client UVM... driver monitor scoreboard agent development System Veri...