VHDL Verilog Test bench design Design verification PCB layout

Perl Python matlab Spectre Hspice

Verilog SystemVerilog UVM

Verilog VHDL MATLAB SIMULINK Linux

C/C++ Verilog Digital Designs Programming PCB designs

EDA Verilog-AMS Verilog VLSI Xcelium

Autosar Embedded Software Embedded Testing Perl python

Python Perl TCL CANalyser CAPL

ASIC Verilog System Verilog UVM Perl

C C++ System Verilog Xcelium UVM

FPGA design Xilinx/Altera RTL synthesis Verilog VHDL

VHDL Verilog Microcontrollers BASH Perl

Xilinx Verilog FPGA AMD64 SystemVerilog

C++ Python Syntax Verilog Parsing

Python PyTorch OpenCV SciPy C++