Tcl Perl Python Static Design Checks Synthesis and timing analysis

floorplanning clock tree synthesis timing closure signal integrity IR drop analysis