C/c++ Json Eda Simulation Python System Verilog

Verification Simulation ABV Debugging UVM

GPIO UART SPI SW JTAG

C++ OOP System Verilog UVM OVM

AMBA ARM Architecture SoC UVM

VERIFICATION ENGINEER HDL HVL VERILOG SYSTEM VERILOG

C/C++ SV UVM Perl Ruby

Perl Python Tcl C/C++ Secure boot

C C++ Perl Python Tcl

SOC Verification Verilog UVM SV

SystemVerilog UVM C C++ Python

Verilog system Verilog UVM VMM

Verilog SystemVerilog UVM

C++ ClearCase SoC SystemVerilog Subversion

Perl Python SystemVerilog UVM ASIC design