Facebook is the End Client UVM... driver monitor scoreboard agent development System Veri...

ASIC IP Verification UVM Development AHB/AXI PERL Python

ASIC Computer Simulations GLS HVL SoC

Application-Specific Integrate... Computer Simulations System on a Chip (SoC) SystemVerilog Unified Power Format (UPF)

AMBA AHB AXI Design Ethernet Functional Verification

C++ Debugging Digital Designs Functional Verification Perl

Application-Specific Integrate... DDR3 SDRAM Functional Verification Perl Python (Programming Language)

FPGA design Xilinx/Altera RTL synthesis Verilog VHDL

C C++ System Verilog Xcelium UVM

ASIC Verilog System Verilog UVM Perl

Perl Python SystemVerilog UVM ASIC design

C++ ClearCase SoC SystemVerilog Subversion

Verilog SystemVerilog UVM

Verilog system Verilog UVM VMM

SystemVerilog UVM C C++ Python