SOC Verification Verilog UVM SV

C C++ Perl Python Tcl

Perl Python Tcl C/C++ Secure boot

C/C++ SV UVM Perl Ruby

VERIFICATION ENGINEER HDL HVL VERILOG SYSTEM VERILOG

AMBA ARM Architecture SoC UVM

C++ OOP System Verilog UVM OVM

GPIO UART SPI SW JTAG

Verification Simulation ABV Debugging UVM

C/c++ Json Eda Simulation Python System Verilog