Verilog Hdl Perl Python Arm System Architectures Pcie

Verilog Vhdl Rtl Coding Coresight Debug Access Ports (daps)

Unix Linux Verilog Rtl Tcl Perl

C++ OOP System Verilog UVM OVM

ASIC design Perl Python Verilog EDA

SystemVerilog Verilog RTL Design Synopsys Cadence

ASIC CAD tools Developing Verilog RTL Functional Behavioral Models

Autosar Embedded Software Embedded Testing Perl python

FPGA design Xilinx/Altera RTL synthesis Verilog VHDL

Xilinx Verilog FPGA AMD64 SystemVerilog

Circuit Design DO-254 RTL Design VHDL Verilog