Verilog Vhdl Rtl Coding Coresight Debug Access Ports (daps)

Perl Python Vhdl Verilog System-verilog

Unix Linux Verilog Rtl Tcl Perl

Verilog Hdl Systemverilog verification methodologies

Verilog Systemverilog Vhdl

C/c++ Json Eda Simulation Python System Verilog

DDR PCIe Verilog DFM

DDR PCIe Verilog DFM

VMware vSphere vSAN NSX Horizon

VMware vSphere vSAN NSX Horizon Docker

Microsoft Azure Citrix VMware Horizon Azure Virtual Desktop DevOps

J2EE JDK version WebLogic Server.

GPIO UART SPI SW JTAG

C++ OOP System Verilog UVM OVM

ASIC design Perl Python Verilog EDA