Physical Verification Drc Lvs Erc Cadence

floorplanning clock tree synthesis timing closure signal integrity IR drop analysis

CMOS Design Rule Checking (DRC) Digital Circuit Design English Layout Versus Schematic (LVS)